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On the Robustness of R-2R Ladder DAC’s
Michael Peter Kennedy, Fellow, IEEE
Abstract—A model of the linear -2 ladder digital-to-analog
converter (DAC) is developed in terms of the ratios of the effec-
tive resistances at the nodes of the ladder. This formulation demon-
strates clearly why an infinite number of different sets of resistors
can produce the same linearity error and shows how this error can
be reduced by trimming. The relationship between the weights of
the bits and the resistor ratios suggests appropriate trimming, de-
sign, and test strategies.
Index Terms—Data converters, digital-to-analog conversion,
mixed-signal circuits, resistive ladders.
I. INTRODUCTION
MUCH theoretical work in recent years has been devotedto the problem of testing analog and mixed-signal in-
tegrated circuits [1]–[8]. In particular, the element-value solv-
ability problem[8] is concerned with determining whether or not
it it possible to find the values of (possibly faulty) parameters
of a circuit from a set of measurements. This is related to the
problem of selecting a limited number of testpoints to perform
a test efficiently using a minimum number of measurements [8].
The majority of the circuit theoretic studies of fault location
and element solvability assume that a test engineer has access
to a sufficiently large number of nodes in the circuit under test.
While this may be a valid assumption for board-level work,
it does not hold for many integrated circuits, where a limited
number of variables may be accessible. An extreme case is a
data converter where a single input or output is available. Here,
a nonunique relationship between element values and linearity
error can produce robustness of the functionality against varia-
tions in internal parameter values.
It is well known that the linearity error of an - ladder
DAC may be reduced by trimming the resistors appropriately.
What may appear surprising is that a given trimming procedure
can improve the linearity of the device by moving the resistors
away from their nominal values. This property results from the
structural robustness of the ladder.
In this work, we derive a simplified model, in terms of re-
sistance ratios, of a digital-to-analog converter (DAC) based
on a resistive ladder [9] which consists of linear resistors and
ideal open/short switches. We study the connection between the
weights of the bits and the resistance ratios in order to gain in-
sight into the robustness of the resistive ladder architecture.
In particular, we show that given access to all digital inputs
of the DAC, and to only one output node, it is impossible to
determine the values of the resistors in the ladder. Only resistor
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Fig. 1. R-2R ladder consisting of linear resistors and open/short switches
controlled by bits b ; k = 1; 2;    ; N .
Fig. 2. Voltage-mode R-2R ladder.
ratios are important in determining the transfer characteristic of
the DAC, and these ratios can be determined in principle from a
limited set of measurements. This observation can be exploited
in defining model-based trim, design, and test strategies [10] for
- ladder DAC’s.
II. THE MODEL
Throughout this work, we consider the -bit - ladder
shown in Fig. 1. We extend our analysis in Section V to include
also a segmented resistive ladder architecture.
Associated with each node of the ladder is a pair of linear
resistors, and , which connect it to nodes and ,
respectively. An ideal open/short switch connects node to the
or node, depending on whether the corresponding
input bit is 0 or 1.
For notational convenience, we denote by the effective
resistance at node seen looking into the left-hand end of .
In addition, we define the ratios
(1)
The - ladder is typically used in one of two ways to con-
struct a DAC. Current mode exploits current division along the
ladder while voltage mode is based on voltage division [11]. In
this work, we treat only voltage-mode operation.
1057–7122/00$10.00 © 2000 IEEE
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(a) (b)
Fig. 3. (a) Equivalent circuit for calculating the contribution E of V to V . (b) Its simplified Thévenin equivalent.
TABLE I
VOLTAGE-MODE R-2R LADDER DAC.
R AND R DENOTE THE RESISTORS IN FIG. 2 AND r ; k = 1;    ; 8
ARE THE CORRESPONDING RATIOS DEFINED BY (1). w IS THE WEIGHT
ASSOCIATED WITH BIT k AS DETERMINED FROM MEASUREMENTS OF V ;
r^ IS THE CORRESPONDING ESTIMATE OF r
III. VOLTAGE-MODE OPERATION
A DAC exploiting an - ladder in voltage mode is shown
in Fig. 2. In this case, bit of the input word causes node to
be connected to ground or to if = 0 or 1, respectively.
Since the - ladder we consider is linear, the superposition
theorem [12] applies, and the voltage at the output node may
be determined by summing the contributions from each of the
inputs with all other sources zeroed. Thus
where is the contribution to the voltage at node due to
voltage applied at node .
Consider first the contribution due to with all other
sources zeroed. In this case, node is connected to via
and to ground via the equivalent resistance . By
voltage division
where is as defined in (1).
At node , the equivalent circuit for calculating the con-
tribution to of acting alone is shown in Fig. 3(a).
TABLE II
VOLTAGE-MODE R-2R LADDER DAC. R AND R DENOTE THE
RESISTORS IN FIG. 2 AND r ; k = 1;    ; 8 ARE THE CORRESPONDING
RESISTANCE RATIOS DEFINED BY (1). w IS THE WEIGHT ASSOCIATED
WITH BIT k AND r^ IS THE ESTIMATE OF r
Fig. 4. Linearity error associated with the ladders detailed in Tables I and II.
denotes the total resistance seen by node looking
into .
The contribution due to acting alone is
Repeating this process along the ladder, it can be shown in
general that for , where
if
if .
(2)
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Fig. 5. Segmented voltage-mode resistive ladder DAC. In the nominal ladder, R = 2R for all k, R = 2R, R = R for k = 2; 3;    ; N + 1, and
R = 0 for k = N + 2;    ; N + 2   1.
The voltage applied at node is 0 or , depending on
whether = 0 or 1. Thus, . The total output voltage
is given by
.
.
.
.
.
.
A. Operation of the Ideal - Ladder
In an ideal - ladder, for .
Hence, for and .
Therefore
where is the binary expansion of the input
word .
B. Determination of Resistance Ratios
We ask the question: can one determine the ratios
in an - ladder DAC simply by measuring the
output voltage ?
Let be the measured output corresponding to input
word , as before. In the voltage-mode case, a judiciously
chosen subset of measurements (out of a possible ) is
Fig. 6. Endpoint-corrected linearity error associated with the (3 +11)-bit
segmented voltage-mode DAC in Table III. The linearity error is given by
(16383=V (16383))V (U)  U; U = 0; 1; 2;    ; 16383.
sufficient to determine the weights . In particular, we have
that
.
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.
.
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.
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.
.
.
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.
.
.
.
.
.
(3)
where is measured at .
Thus, the weights of a voltage-mode DAC can in principle
be determined with just measurements, provided that is
known. From these weights , the ratios may be estimated
by setting
and evaluating
for to 1 in turn, where
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Now provides an estimate of . In a process monitoring
role, these estimates could potentially be used to quantify the
deviation of production parts from their nominal design values.
From a test engineering perspective, the extracted weights
can be exploited in linear error mechanism modeling [8], [10].
C. Example
Consider the two voltage-mode - ladder DAC’s whose
resistor values are given in Tables I and II, respectively. Here,
the ladders are mismatched in a similar way but the normal-
ized resistances of the ladders are different (10 and 20 k , re-
spectively). Output measurements are simulated for V
in both cases. While the values of the resistors in the 20 k
ladder are not quite double those in the 10 k ladder, they have
been chosen so that the ratios and weights are identical.1
Therefore, the normalized error plots for these devices, shown
in Fig. 4, are also identical; equivalently, both devices belong to
the same ambiguity group [7], [8].
In both of these examples, the estimates
of the resistance ratios determined from simulations of the two
ladders are identical to ten decimal places.
IV. RELATIONSHIP BETWEEN WEIGHTS AND RATIOS
It is interesting to note the form of the weights in the eight-bit
case
1R and R in Table II have been “trimmed” to compensate for the
error in R .
TABLE III
(3 + 11)-BIT SEGMENTED VOLTAGE-MODE DAC. R AND R DENOTE
THE RESISTORS IN FIG. 2 AND r ; k = 1;    ; 8 ARE THE CORRESPONDING
RESISTANCE RATIOS DEFINED BY (1). w IS THE WEIGHT ASSOCIATED WITH
BIT k AS DETERMINED FROM MEASUREMENTS OF V ; r^ IS THE
CORRESPONDING ESTIMATE OF r
A. Implications for Trimming
In an ideal binary-weighted DAC, we require that
for all . This can be achieved by ensuring that
(4)
In a nominal - ladder, for all . If, due to production
variations, for some , the constraint (4) can still be
met, and the linearity error minimized, by adjusting for
. Each can be set by trimming
and/or . Note that, during the trimming process, it may be
necessary to move resistors away from their nominal values.
If the ladder is trimmed from the right end by adjusting the
ratios , , , etc., in turn, it is clear that the absolute value of
each weight will be affected by an adjustment of for all
. However, the ratio of any pair of weights ( )
is unaffected by trimming further up the ladder. Therefore, the
trimming algorithm should try to fix the ratios of weights with
the current value of the LSB rather than its final value.
B. Implications for Design
From the designer’s perspective, the goal is to ensure that
in order to produce a binary-weighted DAC.
Clearly, this objective can be achieved with any number of dif-
ferent sets of ratios . In particular, it is not necessary to choose
, nor is it necessary to define the absolute value of .
Consider the case of an ideal - ladder where we want
for all . When switch resistances are taken into ac-
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Fig. 7. Endpoint-corrected linearity error associated with the (3 +11)-bit
segmented voltage-mode DAC in Table IV. The linearity error is given by
(16383=V (16383))V (U)  U; U = 0; 1; 2;    ; 16383.
count, a dummy switch can be inserted in series with to
compensate for the switch in series with and guarantee
. Alternatively, an appropriate choice of “mismatch” at
the right end of the ladder when sizing the switches in series with
and can yield ratios but still guarantee binary
weighting. The total switch area resulting from this strategy may
be less than by choosing for all .
C. Implications for Production Monitoring
Finally, from the production monitoring viewpoint, we note
that although , can in principle be deter-
mined with just measurements using (3), a better estimate
of the ’s may be obtained in the case of limited measure-
ment resolution by solving a larger subset of the overdetermined
system of equations
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V. VOLTAGE-MODE OPERATION: SEGMENTED ARCHITECTURE
In an - ladder, it is necessary to have tight matching
between each bit and the sum of all lesser bits in order to en-
sure monotonic operation [13]. Segmented architectures allow
this requirement to be relaxed and permit the construction of
high-resolution converters.
An -bit segmented design provides a coarse/fine
structure. The most significant bits define segments
which are further subdivided by an -bit - ladder. Pro-
vided that the -bit ladder is monotonic and that its full-scale
output is less than that of the next segment, monotonicity is
guaranteed. This is called the next-segment approach.
A. Operation of the Voltage-Mode Segmented
-Bit DAC
A commonly-used next-segment DAC architecture is shown
in Fig. 5. The coarse DAC consists of identical resis-
tors ( ) which are selected by a ther-
mometer code. The fine DAC is an -bit - ladder.
TABLE IV
(3 + 11)-BIT SEGMENTED VOLTAGE-MODE DAC. R AND R
DENOTE THE RESISTORS IN FIG. 2 AND r ; k = 1;    ; 8 ARE THE
CORRESPONDING RATIOS DEFINED BY (1). w IS THE WEIGHT ASSOCIATED
WITH BIT k AS DETERMINED FROM MEASUREMENTS OF V ; r^
IS THE CORRESPONDING ESTIMATE OF r
The least significant bits are applied directly to the switches
in the - ladder. Bit of the input word
causes node to be connected to ground or to if
or 1, respectively. The most significant bits are decoded
to produce which select the segments. Bit
causes node to be connected
to ground or to if or 1, respectively.
Since this network is linear, the superposition theorem [12]
applies, and the voltage at the output node may
be determined by summing the contributions from each of the
inputs with all other sources zeroed. Thus
where is the contribution to the voltage at node
due to voltage applied at node .
Consider first the contribution due to with all
other sources zeroed. In this case, node is
connected to via and to ground via the
equivalent resistance .
By voltage division
where is as defined in (1).
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The contributions to due to the other inputs may be
calculated by determining the Thévenin equivalent to the right
of each node in turn, as in the case of the voltage-mode ladder
without segmentation. The contribution due to the input at
node is given by
where is defined by
if
if
(5)
The total output voltage is given by (5a) at the bottom of this
page.
B. Operation of the Ideal Segmented DAC
In the -bit DAC, for ,
giving for .
The output resistance of the ladder is increased to by set-
ting . The segment resistors have nominal value
and are interconnected by short-circuits. Hence,
for and for
. This gives
for . Hence
Substituting for each yields
.
.
.
.
.
.
.
.
.
.
.
.
Therefore
where are the LSB’s of the input word and
the upper bits are decoded to give the s.
C. Diagnosability of the Segmented Voltage-Mode DAC
Is it possible to determine the ratios
in a segmented voltage-mode DAC simply by measuring
the output voltage ?
Let be the measured output corresponding to input
word , as before. In this case, the weights may be deter-
mined by making just (out of a possible ) mea-
surements of . In particular, measurements of
with , yield (6) at
the bottom of the next page.
.
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.
(5a)
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Assuming that is known, (6) may be rewritten to give the
weights explicitly in terms of the measured outputs
shown at the bottom of this page.
From these weights , the ratios may be estimated by
setting
and evaluating
for to 1 in turn, where
As before, provides an estimate of .
D. Example
Consider the 14-bit segmented voltage-mode DAC whose re-
sistor values are given in Table III. The DAC consists of an
11-bit - ladder and three decoded bits driving seven seg-
ment resistors. This linear network was simulated using a refer-
ence input V. The endpoint-corrected linearity error is
shown in Fig. 6. Note that the estimates of the resistor ratios
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at the node of the network extracted from the simulated data are
correct to eight significant figures.
Note also that mismatch errors at the right end of the ladder
are less significant than those at the left end or in the segment
resistors.
Fig. 7, shows the linearity error of the (3 11)-bit DAC sum-
marized in Table IV.
In this case, gross errors (of up to 20%) have been introduced
into the resistors at the LSB end of the ladder in order to ex-
aggerate the relative effects of mismatches at different bit posi-
tions. Here, the large errors in the LSB resistors (and the corre-
sponding weights) contribute proportionately less to the overall
error than do the much smaller errors in the segment resistors.
Qualitatively, this is because the full-scale error due to a frac-
tional error in an LSB is smaller than for the same fractional
error in a more significant bit. Furthermore, errors in the LSB
resistor ratios are divided down by a factor of approximately
four at each node up the ladder so that the ratios for the MSB’s
are relatively insensitive to errors further to the right along the
ladder.
In terms of trimming a segmented voltage-mode DAC, more
effort should be devoted to matching the segment resistors and
the MSB’s of the ladder than the LSB’s since the former are
more likely to determine the final accuracy than the latter.
VI. CONCLUDING REMARKS
In this work, we have developed a model of the linear -
ladder DAC which is parameterized by the ratios of effective
resistances at the nodes of the ladder. This formulation pro-
vides insight into the operation of the ladder. It explains why
the ladder is insensitive to the absolute values of the constituent
resistors, and suggests appropriate trimming, design, and test
stategies. We have not considered the case of code-dependent
resistors in the ladder [14]; this is the focus of on-going work.
ACKNOWLEDGMENT
The author wishes to thank T. O’Dwyer, Analog Devices,
whose thought-provoking questions prompted this investigation
and A. Wrixon, Telcordia Technologies, for his comments on
current-mode ladders.
REFERENCES
[1] N. Navid and A. N. Willson, “A theory and an algorithm for analog
circuit fault diagnosis,” IEEE Trans. Circuits Syst., vol. 26, pp. 440–457,
July 1979.
[2] T. Trick, W. Mayeda, and A. A. Sakla, “Calculation of parameter values
from node voltage measurements,” IEEE Trans. Circuits Syst., vol. 26,
pp. 466–474, July 1979.
[3] V. Visvanathan and A. Sangiovanni-Vincentelli, “Diagnosability of non-
linear circuits and systems—Part I: The dc case,” IEEE Trans. Circuits
Syst., vol. 28, pp. 1093–1102, Nov. 1981.
[4] R. Saeks, A. Sangiovanni-Vincentelli, and V. Visvanathan, “Diagnos-
ability of nonlinear circuits and systems—Part II: Dynamical systems,”
IEEE Trans. Circuits Syst., vol. 28, pp. 1103–1108, Nov. 1981.
[5] J. W. Bandler and A. E. Salama, “Fault diagnosis of analog circuits,”
Proc. IEEE, vol. 73, pp. 1279–1325, Aug. 1985.
[6] R. Carmassi, M. Catelani, G. Iuculano, A. Liberatore, S. Manetti, and
M. Marini, “Analog network testability measurement: A symbolic for-
mulation approach,” IEEE Trans. Instrum. Meas., vol. 40, pp. 930–935,
Dec. 1991.
[7] G. N. Stenbakken, T. M. Souders, and G. W. Stewart, “Ambiguity groups
and testability,” IEEE Trans. Instrum. Meas., vol. 38, pp. 941–947, Oct.
1989.
[8] J. L. Huertas, “Test and design for testability of analog and mixed-signal
integrated circuits: Theoretical basis and pragmatical approaches,” in
Circuit Theory and Design 1993: Selected Topics in Circuits and Sys-
tems, H. Dedieu, Ed. Amsterdam, The Netherlands: Elsevier, 1993, pp.
77–156.
[9] CMOS DAC Application Guide, 3rd ed., Analog Devices, Inc., 1984.
[10] A. F. Wrixon and M. P. Kennedy, “A rigorous exposition of the
LEMMA method for analog and mixed-signal testing,” IEEE Trans.
Instrum. Meas., 1999, submitted for publication.
[11] M. P. Kennedy, “Experimental determination of mismatch errors in
R-2R DAC’s,” in Proc. ECCTD’97, Budapest, Hungary, Aug. 30–Sept.
3 1997, pp. Late 16-1–Late 16-6.
[12] L. O. Chua, C. A. Desoer, and E. S. Kuh, Linear and Nonlinear Circuits,
NY: McGraw-Hill, 1987.
[13] Analog-Digital Conversion Handbook, 3rd ed., D. H. Sheingold, Ed.,
Prentice-Hall, Englewood Cliffs, NJ, 1986.
[14] P. Prazak and T. Wang, “Superposition: The hidden DAC linearity error,”
Electronics Test, pp. 70–79, July 1982.
Michael Peter Kennedy (F’98) received the B.E.
degree in electronics from the National University
of Ireland in 1984, and the M.S. and Ph.D. degrees
from the University of California at Berkeley (UC
Berkeley) in 1987 and 1991, respectively.
He worked as a Design Engineer with Philips Elec-
tronics, a postdoctoral Research Engineer with the
Electronics Research Laboratory, UC Berkeley, and
as a Professeur Invité with the EPFL, Switzerland. He
returned to University College Dublin (UCD) in 1992
as a College Lecturer in the Department of Electronic
and Electrical Engineering, where he taught electronic circuits, computer-aided
circuit analysis, nonlinear circuits and systems, and directs the undergraduate
electronics laboratory. He was appointed Senior Lecturer at UCD in 1996 and
Associate Professor in 1999. In January 2000 he moved to University College
Cork as Professor and Head of the Department of Microelectronic Engineering.
He has published more than 150 articles in the area of nonlinear circuits and
systems and has taught courses on nonlinear dynamics and chaos in England,
Switzerland, Italy, and Hungary. His research interests are in the simulation, de-
sign, analysis, synchronization, and control of nonlinear dynamical systems for
applications in communications and signal processing. He is also engaged in
research into algorithms for mixed-signal testing.
Dr. Kennedy received the 1991 Best Paper Award from the International
Journal of Circuit Theory and Applications for his paper with Leon Chua en-
titled “Hysteresis in Electronic Circuits: A Circuit Theorist’s Perspective” and
the Best Paper Award at the European Conference on Circuit Theory and De-
sign in 1999. He serves as a reviewer for a number of conferences, journals, and
publishers, as well as national science funding agencies in Europe, Asia, and the
United States. He served as an Associate Editor of the IEEE TRANSACTIONS ON
CIRCUITS AND SYSTEMS—PART I from 1993 to 1995, as Guest Editor of special
issues on “Chaos Synchronization and Control” (1997) and “Advances in Non-
linear Electronic Circuits” (1999), was Chair of the IEEE Technical Committee
on Nonlinear Circuits and Systems 1998–1999, and was appointed Associate
Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II in
1999.
Authorized licensed use limited to: UNIVERSITY COLLEGE CORK. Downloaded on March 25,2010 at 07:57:24 EDT from IEEE Xplore.  Restrictions apply. 
